Abstract-The effect of dielectric constant and barrier height on the WKB modeled tunnel currents of MOS capacitors with effective oxide thickness of 2.0 nm is described. We first present the WKB numerical model used to determine the tunneling currents. The results of this model indicate that alternative dielectrics with higher dielectric constants show lower tunneling currents than SiO 2 at expected operating voltages. The results of SiO 2 /alternative dielectric stacks indicate currents which are asymmetric with electric field direction. The tunneling current of these stacks at low biases decreases with decreasing SiO 2 thickness. Furthermore, as the dielectric constant of an insulator increased, the effect of a thin layer of SiO 2 on the current characteristics of the dielectric stack increases.
I. INTRODUCTION
A S MOSFET device dimensions continue to scale into the sub-0.1-m regime, the required SiO gate dielectric thickness is projected to reduce below 2.5 nm and the voltage supply ( ) is projected to be from 0.8 to 1.8 V [1] . At these thicknesses and voltages, a large direct tunnel current density flows between the gate electrode and the silicon substrate [2] - [4] . This large direct tunnel current increases power consumption and reduces device performance making SiO undesirable in this thickness regime [4] . Therefore, there has been much interest in finding a high-permitivity gate insulator with equivalent SiO thickness and sufficient barrier height as a replacement for SiO . However, since the barrier height tends to decrease with increasing dielectric constant [5] , strong tradeoffs exist between various alternative dielectrics.
In this work we provide a comparison of the WKB modeled tunneling currents of various representative dielectrics including: SiO , Si N , SiO N (silicon oxynitride), high dielectric constant (25-30) insulators, and insulators formed with a layer of SiO and a high dielectric constant dielectric. The modeled tunneling currents do not include the trap-assisted or Frenkel-Poole conduction mechanisms. Therefore, the results indicate the effect of changing the dielectric constant and barrier height of the insulator. Also, some authors have shown Manuscript received May 9, 1997; revised November 17, 1997. The review of this paper was arranged by Editor D. P. Verret. This work was supported in part by the NSF Engineering Research Centers Program through the Center for Advanced Electronic Materials Processing (Grant CDR 8721505) and thesmall trap densities for some of these dielectrics which would result in predominantly electron tunneling [5] - [8] . Overall, the goal of this study was to provide some initial first-order relationships for various dielectrics that may be used when considering development of any alternative dielectric for the gate insulator of MOS transistors.
II. TUNNELING MODEL
The following is a description of the model used to calculate the tunneling currents of n p capacitors in accumulation for a Semiconductor Insulator Semiconductor (SIS) system based on a simple numerical calculation of the WKB transmission coefficient assuming equilibrium in the substrate and gate and no trap-assisted conduction.
The first part of the numerical calculations was to determine the SIS parameters with an insulator whose dielectric constant and band gap varies as a function of distance. The insulator capacitance ( ) was calculated using (1) where is the physical oxide thickness and is the dielectric constant as a function of distance in the insulator. The flatband voltage ( ) was calculated from the difference between the gate and substrate Fermi potentials which were determined using full Fermi-Dirac statistics [9] , [10] . The gate and substrate surface potentials were numerically solved from the potential and charge balance equations, [2] , [9] (2) (3) where and are the substrate and gate semiconductor charge found using full Fermi-Dirac statistics [9] , [10] and is the gate voltage. The oxide charge was assumed to be zero ( affinity difference between the dielectric and polysilicon (i.e., insulator conduction band distribution at flatband). The effects of image forces were ignored. The second part of the numerical analysis was the calculation of the tunneling current based on these SIS parameters and insulator conduction band. It was assumed that the tunneling current is due only to conduction band electrons which is a good assumption for an n p system biased in accumulation [11] . The tunneling current density from the gate ( ) was calculated assuming an independent electron approximation and an elastic tunneling process [12] using the following formula [2] , [10] ( 5) where is the transversal energy, is the transversal effective mass ( 0.19 ), is the gate Fermi level at the gate/insulator (injecting) interface, is the total energy of the tunneling electron measured from , is the tunneling transmission probability, is the electronic charge, and is Planck's constant. Assuming a one-band parabolic dispersion relation for the insulator conduction band, can be calculated using the WKB approximation as [2] , [13] ( 6) where is the insulator effective mass which is assumed constant. The integration in (6) is over all real values of the argument since we are assuming an elastic tunneling process. We have also assumed as in [10] that a single transmission probability applies to all transitions in calculating the tunneling current. This approximation reduces (5) to (7) The goal in using the above numerical model is to provide an indication of the trends expected when changing the dielectric constant and barrier height of the insulators. These tunneling calculations have a number of approximations that must be considered. Quantum-mechanical quantization effects in the semiconductor were not included. However, these quantummechanical effects have been shown to not strongly effect calculated tunneling currents due to compensating effects if the calculations are performed relative to insulator potential [3] . However, for devices with thicknesses in this regime, these quantization effects must be considered when calculating surface potentials, oxide potentials, etc., as a function of gate voltage. Another issue is in the use of the WKB solution for these structures. Although the WKB solution has been shown to provide a reasonable fit to experimental data by fitting the effective mass and barrier height [2] , [10] , [11] , the physical basis for this model for ultrathin dielectrics has been debated [3] . Furthermore, we have used a constant effective mass for all energies, thicknesses and dielectrics which may not be appropriate. There is a lack of reliable effective mass values for various dielectrics. The effective masses of the alternative dielectrics may be different and could change the magnitude of the differences in tunneling current. However, these WKB numerical calculations will provide a first order indication of the impact of dielectric constant and barrier height on tunneling currents to be used to indicate general trends expected for future dielectrics.
III. RESULTS AND DISCUSSION
To check the accuracy of our numerical calculations, the current density for an SiO layer with thickness of 2.0-4.0 nm was calculated using our numerical model and compared with the current density calculated using a full numerical integration of (5) with analytical expressions for the transmission coefficients. This was done to ensure that our numerical solution correctly fit other similar WKB formulations. The transmission coefficients previously determined for direct and Fowler-Nordheim tunneling ( , ) into SiO with a constant barrier height and constant dielectric constant are shown at the bottom of the page in (8) and (9) [2] . Table I gives the parameters assumed for the gate electrode and Si substrate and Table II contains the parameters assumed for the SiO insulator. We have fit this numerical model to experimental data for SiO down to 2.0 nm using an effective mass of . A constant effective mass of was assumed for these calculations [2] . The results shown in Fig. 1 indicate good agreement between the models suggesting that our numerical formulation is in agreement with other WKB calculations.
The tunneling model described in the previous section was used to compare the tunneling currents of a variety of insulators termed: SiO , Si N , SiO N , D1, and D2. Dielectric/SiO stacked structures were also examined. Table II indicates the dielectric constant and barrier height used for each of the insulators. The barrier height is defined as the conduction band discontinuity (electron affinity difference) between the insulator and silicon. Note that the oxynitride film (SiO N ) has an assumed dielectric constant and barrier height halfway between the values for Si N and SiO [9] . The values chosen for D1 and D2 are representative of several higher dielectric constant (high-) alternative insulators (e.g., TiO , Ta O ) [5] - [7] , [14] - [20] . The total thickness of each of the insulators was chosen to achieve an SiO equivalent thickness of 2.0 nm. The effective mass was assumed constant for each insulator ( ) so that the effect of barrier height and dielectric constant could be easily discerned. The tunneling currents from the gate were calculated assuming an n p capacitor with the parameters given in Table I . Fig. 2 shows the tunneling currents calculated for each of the dielectrics as a function of total insulator potential drop. The results indicate that for very low voltages, the insulators with the highest dielectric constant show the lowest tunneling currents. The currents for D1 and D2 are observed to cross at V. This cross-over can be qualitatively explained by considering that the current (7) is proportional to the transmission coefficient (6) . The transmission coefficient is inversely and exponentially dependent on an integration of the square root of the insulator conduction band in which the electron travels under (which we will call barrier area). Therefore, the cross-over occurs when the increase of barrier area due to the tunneling distance of D2 is compensated for by the increase in barrier area due to the barrier height of D1. A large increase of current for each of the insulators is observed for because the tunneling electrons begin to tunnel through less of a distance and enter the insulator conduction band (Fowler-Nordehim tunneling). The results suggest that to reduce the expected tunnel current, it is more beneficial to have a high-dielectric with slightly higher than the expected supply voltage ( V) for nm, than to have an insulator with slightly higher dielectric constant but lower . It is also observed that Si N and SiO N show modest improvements over SiO . However, these insulators with do not have the high dielectric constant needed to further reduce the current.
The results of Fig. 2 indicate that replacement of SiO with an alternative dielectric results in a reduction of tunnel current which is most significant at lower voltage. However, instead of using only and alternative dielectric, many researchers have used SiO /alternative dielectric stacks [6] , [21] - [23] . The reasons for this include controlling interface state density and modifying barrier properties. Also, the SiO in these stacked structures can be present as a native oxide at the Si interface [18] . Figs. 3 and 4 show the calculated tunneling currents for D1/SiO and Si N /SiO stacked structures, respectively. The insulator which is listed first is the dielectric which the electron first tunnels through. The change in the order of the insulator stack is equivalent to changing the electric field direction on this stack.
It is observed that the tunneling currents change dramatically depending on which insulator the electron first tunnels through. Specifically, the tunnel current is much higher if the electron first tunnels through the higher barrier height material (SiO ). This can be best understood by considering the insulator conduction band diagrams given in Fig. 5 for the SiO (1.0 nm)/D1 (6.4 nm) stacks for V. It is observed that at this voltage (and above), an electron which first tunnels through the SiO , no longer tunnels through any of the D1 barrier so that the tunneling is determined only by the 1.0 nm SiO barrier. However, an electron which first tunnels through the D1 barrier, will also tunnel through the SiO barrier for these voltage ranges. The insulator voltage at which the electron will no longer tunnel through the second barrier approximately corresponds to the condition when the SiO layer drops a voltage equivalent to the barrier height of the second layer. regions. When the bias is increased further, an electron which first tunnels through the 0.5 nm SiO barrier will no longer tunnel through the D1 barrier so that the tunneling is determined only by the 0.5 nm SiO barrier. Therefore, for very high biases, the tunneling current for the SiO (0.5 nm) D1 (9.6 nm) stack will be greater than the tunneling current for the SiO (1.0 nm) D1 (6.4 nm) since the tunneling distance is shorter.
Comparing Figs. 3 and 4 shows that stacked insulators using Si N result in smaller current changes than in using D1. This is simply because the current for biases when the electron is tunneling through the entire barrier is closer to the current for biases when the electron is tunneling only through the SiO . Furthermore, the barrier heights and dielectric constants of the Si N and SiO insulators are much closer than D1 and SiO so that the total barrier for the electron is less affected for the Si N /SiO stacked structures. This result indicates that a thin layer of SiO with Alt1 results in a drastic difference in current as compared to Si N . 
IV. SUMMARY
The tunneling currents for insulators with an effective oxide thickness of 2.0 nm were modeled using a numerical calculation of the WKB tunneling current. Our model was shown to agree with previously determined analytical WKB formulations of tunneling current for SiO . The numerical tunneling model was first applied to alternative dielectrics having different barrier heights and dielectric constants. The results indicated that alternative dielectrics with higher dielectric constants resulted in lower currents at low biases. However, it was concluded that it is more beneficial to have a high-dielectric with barrier height slightly higher than the expected supply voltage, than to have an insulator with slightly higher dielectric constant. The numerical tunneling model was then applied to SiO /alternative dielectric stacks. The results indicated that the tunnel current changes dramatically for these stacks with change in electric field direction (change in which barrier the electron first tunnels through). It was observed that the tunneling current of these stacks at low biases decreases with decreasing SiO thickness. Furthermore, as the dielectric constant of an insulator increased, the effect of a thin layer of SiO on the current characteristics of the dielectric stack increased.
Overall, the modeled tunneling current characteristics for these ideal alternative dielectrics (no trap-assisted current) have provided an indication of the trends expected when modifying the dielectric constant and barrier height of insulators. The above calculations show that if an alternative high dielectric constant material is to replace SiO , then it will be necessary to find one with a barrier height greater than the applied voltage and one that can be fabricated with a few atomic layers (or less) of SiO at the interface. This may prove to be a difficult challenge for future IC manufacturing.
